

In the Claims

This listing of claims will replace all prior versions, and listings, of claims.

Listing of Claims

1-7. (Canceled)

8. (Currently Amended) An apparatus for compressing a plurality of bits input signals comprising:

a plurality of multiplexers arranged in a plurality of rows, wherein multiplexers in a first row have inputs connected to signals defining bits to be compressed and multiplexers of successive rows have inputs connected to outputs of the multiplexers of the preceding row, wherein each successive row of multiplexers comprises fewer multiplexers than the previous row; and

control logic for controlling data select input signals for individual select inputs of the plurality of multiplexers such that individual bits of the plurality of bits are shifted varying amounts, the shift amount and the individual select inputs being determined by a mask.

9. (Original) The apparatus of claim 8, wherein the plurality of multiplexers are collectively configured to be capable of shifting individual bits of the plurality of bits by varying amounts based on the contents of the mask, wherein each additional shift value effectively causes a shifted bit to overwrite a bit that is to be unaffected by a subsequent computation.

10. (Original) The apparatus of claim 9, further comprising compression control logic, the compression control logic configured to control the control logic to shift individual bits by an amount equal to a number of bit positions, preceding the current bit position, that are to be unaffected by the computation.

11. (Original) The apparatus of claim 8, wherein the mask is a pixel mask corresponding to a tile of pixels to be displayed on a display.

12. (Original) The apparatus of claim 11, wherein contents of the pixel mask are based on depth information.

13. (Original) The system of claim 8, wherein groups of the plurality of bits define data values representing an attribute for pixels to be displayed on a display.

14. (Original) The system of claim 13, wherein the attribute is one selected from the group consisting R, G, B, A, U, and V.

15-27. (Canceled)

28. (Currently Amended) An apparatus for compressing a plurality of bits input signals comprising:

a plurality of multiplexers arranged in a plurality of rows, wherein multiplexers in a first row have inputs connected to plurality of signals, some of which are to be removed through compression, and multiplexers of successive rows have inputs connected to outputs of the multiplexers of the preceding row;

control logic for controlling data select input signals for the plurality of multiplexers, the control logic being responsive to a mask that defines positions of the plurality of signals as the inputs of the first row of multiplexers that are to be removed through compression, such that input signals following input signals that are to be removed are shifted into the position of the preceding signals that are to be removed.

29. (Original) The apparatus of claim 28, wherein the plurality of multiplexers are collectively configured to be capable of shifting individual signals of the plurality of input signals by varying amounts based on the contents of the mask, wherein each additional shift value effectively causes a shifted bit to overwrite a signal position that is to be removed.

30. (Original) The apparatus of claim 29, further comprising compression control logic, the compression control logic configured to control the control logic to shift individual signals by an amount equal to a number of signal positions, preceding the current signal position, that are to be removed.

31. (Currently Amended) A component for a computer graphics system comprising logic for compressing a plurality of groups of bits by shifting compressed groups of bits into bit positions that are to be removed during the compression, the logic being responsive to a mask, wherein contents of the mask define variable amounts that the plurality of bits are shifted during the compression, the logic further comprising a plurality of multiplexers that are individually selectable by select signal lines, such that the groups of bits are shifted by controllably selecting individual ones of the select signal lines.

32. (Original) The component of claim 31, wherein the mask is a pixel mask and the groups of bits to be compressed correspond to attributes associated with pixels to be displayed.

33. (Original) The component of claim 31, wherein each position of the mask defines a shift amount for a group of bits.

34. (Original) The component of claim 33, wherein the content of each position of the mask is defined by a single bit, and the shift amount for a group of bits is defined by a summation of preceding mask positions whose contents indicate corresponding pixels are not to be affected by a subsequent computation, wherein the positions of the mask are arranged in an order and the preceding mask positions are those that, as ordered, numerically precede the a given position.

35. (Original) The component of claim 34, wherein the arranged order of the positions of the mask is arbitrary.

36. (New) An apparatus for compressing a plurality of input signals comprising:
a plurality of multiplexers arranged in a plurality of rows, wherein multiplexers in a first row have inputs connected to signals defining bits to be compressed and multiplexers of successive rows have inputs connected to outputs of the multiplexers of the preceding row, wherein each successive row of multiplexers comprises fewer multiplexers than the previous row, wherein a first row of multiplexers is arranged so that each multiplexer in the first row has two inputs, which inputs are coupled to adjacent bit positions of the plurality of input signals, and wherein a second row of multiplexers is arranged so that each multiplexer in the second row has two inputs, in which a first of the inputs is coupled to an output of a first aligned multiplexer in the first row and a second of the inputs is coupled to an output of a second multiplexer in the first row, the second multiplexer being two multiplexers away from the first aligned multiplexer, and wherein a third row of multiplexers is arranged so that each multiplexer in the third row has two inputs, in which a first of the inputs is coupled to an output of a second aligned multiplexer in the second row and a second of the inputs is coupled to an output of a second multiplexer in the second row, the second multiplexer in the second row being four multiplexers away from the second aligned multiplexer; and

control logic for controlling data select input signals for individual select inputs of the plurality of multiplexers such that individual bits of the plurality of bits are shifted varying amounts, the shift amount and the individual select inputs being determined by a mask.

37. (New) The apparatus of claim 36, wherein the plurality of multiplexers are arranged in precisely four rows, wherein a fourth row of multiplexers is arranged so that each multiplexer in the fourth row has two inputs, in which a first of the inputs is coupled to an output of a third aligned multiplexer in the third row and a second of the inputs is coupled to an output of a second multiplexer in the third row, the second multiplexer in the second row being eight multiplexers away from the third aligned multiplexer.